I. INTRODUCTION
This paper will cover the hardware side of designing an active filter. The characteristics of analog filter circuits are subject to drift and are dependent on temperature. Active filters do not suffer from these problems, and are extremely stable with respect both to time and temperature. Unlike their passive counterparts, active filters can handle law frequency signals accuratdy. One of the critical requirements of the PCS filters was low frequency noise 10 H z and below, at 0 Wz primary.
Design of accurate filters for the plasma control systems (PCS), depends not only on stable electrical values selected for filter frequency, but on the printed circuit board (PCB) layout techniques to add to or correct any anomalies that the fabrication may create. The design and analysis of active filter circuits can be very complex. Many equations, design charts, and computer programs have been created to produce optimum design for various filter performances. Symbols and scales are defined in Table I NPO capacitors were not available in the ranges needed for a large amount of the desired filter frequencies, so X7R-type ceramic capacitors were used where needed and range from IO0 pF to 2.2 pF with initial tolerance over temperature of < &lo% (+20% is normal for most ceramic capacitors). Tantalum electrolytic capacitors with equivalent series resistance (ESR) were used for power management and decoupling. Tantalum capacitors placed on the filter power supply offer stability and improved ability to withstand high inrush currents high ripple current. Sensitivity is the measure of the limitation of the filters performance to change in component values. The most important filter parameters to consider are the comer frequency and quality factor, fc and 0.
The format of the filter boards is the PCI form factor "6U." A number of off-the-shelf racks and enclosures to support the filter cards are available in CPI format and are designed for low noise, redundant power supplies. This was
DESIGN PROCESS
A passive low-pass filter circuit consistis of a resistor and a capacitor. The filter laad (ZL) is connected in Parallel With the capacitor. This illustrates a major problem for passive 0-7803-7908-W03/$17.00 62003 IEEEideal in that development did not have to focus on mounting hardware and interface issues.
HI. SCHEMATICS AND PCB
Schematic design and PCB layout were created using OrCad capture and OrCad layout software tools (Fig 2) . The filter schematic was designed with 32 identical filter blocks per filter card. Channels 1 to 3 in the schematics included test points, placed before and after each active order section of the design for testing and verification of the design including extra U0 connectors for addional testing without use of SCSI-3 I/O (Fig. 3) .
Testing
Schematics were designed with trim pats (R7B, R15B Fig. 2 ) to add resistance to adjust the filters Q, which is the inverse damping effect at the cutoff frequency. Additional capacitors placed in parallel with C1A and C2A were added as needed, adding capacitance, for fine tuning to the required frequency.
The PCB filters design can affect critical characteristics of a filter. The PCB board was designed with 10 trace layers. Multiple ground planes, plus ground (GND) copper pours (copper fills between traces) on each non-plane layer reduced ground-current resistance and inductance, and are connected to each other by GND vias. To control crosstalk, input and output signals were placed on layers 1 and 3 of the PCB board, GND planes were placed on layer 2 and 4 and a copper pour on the top layer to control signal jump between traces. The PCB board was designed with 0.005 inch traces for signals. Power and GND traces are 0.020 inch wide. Due to the 0.005 inch trace widths, the PCB board top and bottom copper layer were increased to 2 oz. thickness to keep the traces from being damaged during assembly and for long term reliability (Figs. 4 and 5).
Traces between each cascading section of the active filters were designed to have identical internal trace lengths. Minimizing trace lengths and keeping input circuits as far as possible from output circuits was also a design goal. The input and output traces were not a concern due to the voltage followers U1 and U2. With the use of null (0 Q) resistors, additional trace lengths were added to the design to correct the trace lengths on filter channel blocks.
IV. TUNING
Design issues and the larger number of devices needed for each of the 32 channels on one filter board made adjustments and tuning to the proper filter value very difficult. The capability for placement of additional parts and possible adjustments on key points of the design was very helpful when testing.
A change in frequency can be completed by varying R4, R5, R12, R13, but all four of the resistors values must be identical at all times. The design calculation was done with the use of stable matching 10 K resistors, so the frequency was adjusted by adding additional capacitance on ClB, C2B, C3B, The test results producing IOW error were due to matching capacitor values (calculated versus real world vaIues) and low tolerance devices used €or this particular filter frequency (Fig. 6) . 
